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ABSTRACT
An interface for a Data General computer has been constructed to
serve as a tool for experiments in video bandwidth compression. The
system comprises the Nova/4 computer with its 130 MB disk and its Direct
Memory Access unit, two 64KB Digital Equipment Corporation frame store
memories, a monochrome video camera and video monitor, and a substantial
amount of control logic.
The system operates in both acquisition and display modes. In the
first mode, data flow from the camera, through a frame memory and the
DMA, to the disk. The display mode routes data from the disk, through
the DMA and frame memory, to the video monitor. Several parameters
which are controlled by software allow the camera data to be sampled at
either 8 or 4 bits per pel, and with varying horizontal and vertical
resolution. The image can likewise be displayed on a full, half, or
quarter screen. The coarsest possible quantization is 60 x 128 pels at
4 bits; the most fine is 240 x 128 pels at 8 bits. The images can be
processed at effective frame rates ranging from 60 to 10 frames per
second. This versatility will be most useful in observing the effect of
quantization and frame rate on image quality.
This thesis gives an overview of the total system operation, and
treats the interface between the computer and interpolation or sampling
circuits in detail.
Significant features of the data path and control section are the
use of two alternating frame store memories, the buffering of those
memories with FIFOs, and the generation of all the memory driving
signals by custom logic. A buffer between the disk and video elements
is definitely necessary, and two frame memories are used so that one may
be loaded while the other is unloaded. The FIFOs allow the memories to
work independently from the DMA, camera, and monitor, so synchronization
problems are eliminated. Since the memories require different control
signals from those which the Nova provide, all the DEC memory signals
must be generated with delay lines and logic.
The video interface system will be a versatile and useful tool.
Thesis Supervisor: Dr. David H. Staelin
Title: Professor of Electrical Engineering
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Chapter 1 Introduction
Communication by video-conferencing and by "picture phones" has
been awaited for many years. The primary technological constraint which
must be overcome to create these services is the large bandwidth of
video signals. A standard telephone line normally transmits information
at a maximum rate of 9.6 kilobits per second (kbps); conventional
television is transmitted at about 60 megabits per second (Mbps). The
problem is therefore to reduce the amount of information transmitted
without drastically reducing the quality of the image. Standard video
signals which have been digitally sampled are typically described with 8
bits per pel to yield 256 grey levels. (A pel is a Picture ELement. A
typical television frame is 512 pels wide by 483 pels long.)
Compression schemes which are currently popular can reproduce full
motion video images with an average of 18 bit per pel. The best known
compression methods are transform, two-band, and linear predictive
coding [1] [2].
Numerous facilities exist for research with still images, but few
tools are available for the less common research on continuous-tone,
full-motion images. Any interframe compression scheme must be tested on
actual consecutive frames of a video transmission. An electronic system
which digitizes the analog data from a video camera, stores the values
on disk, and reconstructs the analog images for a monitor is an
essential research tool. Such a system has been built to support a
variety of bandwidth compression experiments. Its design, construction,
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and performance form the basis of this thesis.
The hardware system operates in two modes, acquisition and
display. None of the compression is done in real time. Either the
camera data are read and stored, or the disk data are retrieved and
displayed on the monitor. The system does not read a frame, process it,
and then replay it while the next frame is being read. A diagram of the
system components and data paths follows.
Figure 1-1
In acquisition (or "camera") mode, analog data from the camera are
digitized and packed into 16 bit words. The stream of data is then
passed through a FIFO (First In First Out) buffer and into a frame
memory. The next camera frame is sent through a similar buffer into a
second frame memory, while the first frame is directed out of its
memory, through the buffer, through a DMA (Direct Memory Access
interface), through the computer's core memor'y, and onto a disk. As
even the descripton suggests, the transfer from frame memory to disk is
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much slower than the 60 Hz camera frame acquisition rate. Therefore,
after frame 1 is read, the next several camera frames are ignored. Then
while frame 1 is sent to disk, the next desired frame is sent to the
second frame memory. The number of frames which are skipped depends on
several parameters discussed below. Operation continues with frame 2
sent through the path to the disk while the next desired frame travels
from the camera to the first frame memory.
In display (or "monitor") mode all the data are originally lodged
on the disk. The first frame is directed from the disk, through the
core memory, the DMA, a FIFO buffer, and into the first frame memory.
Next the second frame follows the same path to the other frame memory
while the first frame is prepared for analog conversion by a circuit
which adjusts such parameters as frame size and line averaging. From
there it is converted to an analog signal, video sync signals are added,
and the frame is displayed on the monitor. Once more the path between
the disk and the frame memory is slower than the 60 Hz monitor
repetition rate, so while frame 2 is loaded into its frame memory, frame
1 is displayed several times. "Several" is again determined by user
adjustable parameters. Once all of frame 2 is in its memory, the next
start of a monitor frame will select that new frame. Memory 1 is then
ready to receive frame 3 from disk. This alternation continues until
all frames have been displayed.
The design of the system falls logically into three parts. The
analog/digital conversion section (the A/D and the D/A boxes of Figure
1-1) was designed by one student. It resides on two sides of one
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printed circuit board. The MATV-0816 analog/digital converter samples a
in the 0 to 1 volt range from an RCA video camera to create an 8
bit digital representation of the signal. The device can per
16 million conversions per second, but in this application
be required to work at any greater rate than 2.5
digital/analog conversion is done by an HDG-0805 converter.
is of ECL rather than TTL technology, so a TTL-ECL convers
precedes the chip. The analog signal is also smoothed by
Chebyshev filter before appearing on the CONRAC monitor.
The Word Packing and Screen Configuration boxes, desi
second student, comprise three printed circuit boards and a
form
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an intricate line store, interpolator, and video sync generator. All of
the composite sync and blanking signals needed by the camera and monitor
are created here. The primary function of this section, though, is to
shape the data into the particular format selected by the user. A 12
bit command register can be set from DIP switches for circuit debugging,
but in normal operation it is set, once per experiment, by software.
The bit assignments are in Table 1-1.
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signal
MEANING 0
monitor mode
64 pels/line @ 8 bits
128 pels/line @ 4 bits
00 - 60 lines/frame
01 - 120 lines/frame
10 - 240 lines/frame
no averaging
no averaging
8 bits/pel
1/2 screen width
00 - 1/4 screen length
01 - 1/2 screen length
10 - full screen length
tone scale memory on/off
data from frame memory
Table 1-1
Bit 0 is part of the overall
MEANING 1
camera mode
128 pels/line 8 bits
256 pels/line @ 4 bits
horizontal avg
vertical avg
4 bits/pel
full screen width
-- not implemented
data from test PROM
control state of the machine and is
not important specifically to this section. In camera mode, the three
relevant parameters are X-, Y-, and Pel RESolution. The X resolution
selects an appropriate horizontal clock for the A/D sampling operation;
the Y resolution similarly controls the vertical spacing of samples
according to the number of lines required. If the pel resolution is 8
bits, then two samples will be packed into each word; if it is 4 bits,
then the circuit will fill each word with four pels. A data frame can
therefore be quantized in twelve different ways. The coarsest sampling
and lowest quality image would be 60 lines x 128 pels at 4 bits per pel.
The whole frame would be represented by 30 kilobits. The finest detail
would require 240 kilobits (30 kilobytes) and would be the result of 240
lines x 128 pels x 8 bits or 240 lines x 256 pels x 4 bits. An image of
reasonable quality and moderate bandwidth would be 120 lines x 128 pels
x 8 bits, or 15 kilobytes (KB). All of these images represent the
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BIT
0
1
2
3
4
5
6
7
8
9
10
11
NAME
MO
XRES
YRESO1
YRES1 J
HAVG
VAVG
PRES
SWID
SLENO1
SLEN1 J
TSM
TSTP
camera's entire field of view; they differ in the number of samples
which are taken as the
The large remaini
these variably sized
above resolutions are a
and vertical clocks
frame which originally
displayed on the ful
always scans the entire
selected, for example,
field is scanned.
ng part of this circuit is needed to present
frames on a variably sized monitor screen. The
lso important in the monitor mode for horizontal
and for unpacking the data words. In addition, a
filled the camera's full field of view may be
1 screen or on only a fraction of it. The beam
: screen, but if half length and half width were
data would only be displayed when the beam was in
the top and left halves of the screen. The output would be blanked when
the beam scanned the other three fourths of the screen.
The last two parameters that are implemented in this
the vertical and horizontal averaging. The full monitor
lines by 256 horizontal clock pulses, but since th
interlaced, each frame is displayed as 240 lines by 256
full 240 line display screen and defining a "frame" to be
are displayed in 1/60 of a second (several consecutive
necessarily contain the same image because of the
following description of averaging holds.
With no vertical averaging and 240 lines per frame,
section are
screen is 480
e display is
pels. Given a
the data which
"frames" will
slow disk) the
lines 1, 3 ,
479 are displayed, then the next frame fills lines 2, 4,
480. With 120 lines in the frame, the first frame line will
as screen lines 1 and 3, the second frame line as screen lines 5
and onwards to frame line 120 appearing as screen lines 477 and
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5, 
6, .
appear
and 7,
479. The next frame's lines will appear as screen lines 2 and 4, 6 and
8, · · · 478 and 480. Similarly, the lines of a 60 line frame will be
repeated four times on the screen.
When vertical averaging is selected with a 240 line frame, the
first frame is displayed as above, lines 1, 3, 5, . . . 479. The next
frame sends the average of lines 1 and 3 to screen line 2, the average
of 3 and 5 to line 4, continuing to the average of 477 and 479 for 478
and a straight repetition of 479 for 480. (Note that this configuration
has displayed one whole frame of pure data and one whole frame of
averages. This separation of actual and averaged frames will not hold
true with smaller data frame sizes.) If there are 120 lines in the data
frame and vertical averaging is selected, screen line 1 will be frame
line 1, screen line 3 will be the average of frame lines 1 and 2, screen
line 5 will be frame line 2, 7 will be the average of 2 and 3, et
cetera. The next screen will be taken from the data frame so that
screen line 2 is frame line 1, screen line 4 is frame lines 1 and 2
averaged, screen line 6 is frame line 2, and on to screen line 480. A
60 line data frame would fill screen lines 1, 3, 5, 7, 9, 11 as frame
lines 1, 1, avg(1,2), avg(1,2), 2, 2, but since line repetition and
averaging cannot be done simultaneously, this 60 line frame expanded to
a full screen with averaging cannot occur. There are, of course, more
and less reasonable choices of parameters. A frame which is 60 lines
long would appear better on a quarter or half length screen so it would
not require so much repetition. A 60 line frame on a half length screen
would follow the rules described above for a 120 line frame on a 240
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line screen and could be averaged.
Horizontal averaging is simpler both to describe and to implement.
Without horizontal averaging, when a 128 pel line is spread over a 256
pulse screen each pel is "repeated" once, so pels appear as 1, 1, 2, 2,
. . . . (Actually the horizontal scan is continuous, not discrete, so
each of the 128 pels is simply held as data for twice as long as each of
256 pels would be. The action can be imagined as pel repetition
though.) Four repetitions of each pel are necessary with a 64 pel line.
If horizontal averaging is enabled at 128 pels per line, the screen
width is filled by pel 1, avg(1,2), pel 2, avg(2,3), .... At 64 pels
the screen line becomes 1, 1, avg(1,2), avg(1,2), 2, 2, avg(2,3),
avg(2,3), .... Since horizontal averaging is not discrete repetition
like vertical averaging, this mode is-possible. Each datum, be it a
straight value or an average, is simply displayed for twice as long as
one of 128 pels would be.
The remaining part of the system, that is the frame memory buffers
and control, and the DMA interface, was designed by the author. Several
other parameters which are set by software have an effect on this
section. The horizontal and vertical resolution are translated into a
word count/frame size. The frame-repetiton counter for the monitor (or
frame-ignore counter for the camera) is the final important parameter.
The disk can transfer a 120 x 128 pel x 8 bit frame, or 15 KB, at about
20 frames per second. Thus each disk frame must be repeated at least 3
times on the monitor. A software counter determines how many times each
frame has been repeated, so some variation is possible. If the counter
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were set to 3, an effective rate of 20 data frames per second can be
achieved. If it were set to 4, only 15 new frames would appear each
second. Similarly, in camera mode a variable number of frames can be
skipped to allow experimentation with frame rate, flicker, and motion
quality.
The goals of the project are ambitious. The variability of both
input and output parameters and the size and speed of data frames have
pushed the disk and the fastest integrated circuits to their limit. The
timing and control of the data paths must be very accurate. They will
bear detailed discussion in the following chapters.
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Control and Data Path Overview
The video test system has made use of several large hardware
components which the research group has owned for some time. The
controlling computer is a Nova/4 by Data General Corporation. It has 76
KW of user core memory and a standard General Purpose Interface Board
which is easily used as a DMA. The disk is a Pertec 130 MB formatted
unit with a speed through the Nova Data Channel of approximately 320 KB
per second. The frame memories were chosen for their size and speed.
They are Digital Equipment Corporation MSV11-D,E 64 KB Random Access
Memories with a cycle time of approximately 800 ns, or a data rate of
2.4 MB per second.
The disk data rate constrains the overall system data rate. The
320 KB/sec is equivalent to 20 frames of 120 x 128 pels x 8 bits in one
second. The frame memories' 2.4 MB/sec is 8 times faster, so they could
theoretically support that size frame at 160 frames/second (an
unnecessarily high rate), or- a 240 x 128 pel frame at 80 fps. The
camera and monitor, with their A/D and D/A converters, can of course
transfer the largest frames at 60 fps. In addition to the size of the
frames and their transfer rate, their shape is also constrained. All 15
kilobytes of a frame do not flow steadily through the interface; they
are read or written one line at a time and no data are transfered as the
line retraces. So in addition to the capability to move a whole frame
at a fast rate, the system must be able to move a single line within a
short period of time. If the monitor or camera traces 240 lines per
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Chapter 2
16.6 millisecond frame, it begins a new line every 63.5 microseconds.
Of that time, about 51.2 us are used for data transfer and 12.3 us for
retrace. In 51,200 ns the frame memory can transfer a maximum of 64
words. So the memories limit the system to lines of 128 8-bit pels or
256 4-bit pels. Therefore the 120 x 128 pel x 8 bit image is indeed the
optimum frame for this hardware. The 8 bit resolution is good, the 15K
pel quantization is reasonable, the 20 fps data rate will not flicker,
and the 128 pel lines are as wide as possible with the 8 bit resolution.
The data flow through the system is closely controlled by
software. Each disk and DMA transfer must be initialized and triggered,
and the frame repetition or ignoring must be monitored. Typical control
programs for camera and monitor mode operation, CC11 and CM11, appear as
Appendix A. Data frames on the disk are appended together to form one
large CONTIGUOUS file. Within the program bounds two half-frame-size
buffers are allocated. The frame memories' starting address is switch
settable to either 000000 octal or 100000 octal; even the largest frame
will use only half of the memory. The camera or monitor will always
transmit or receive a full frame of data, be that 60 x 64 pels or 240 x
128 pels, but the disk and DMA will transfer only a half frame during
each operation. With ths configuration the core buffers need only total
the size of one frame rather than two, and the transfer rate is not
diminished.
The two figures which follow depict the path which data follow
through the system. In Figure 2-1, the camera mode, the leftmost box
represents the disk, the next pair is the two half-frame core buffers,
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represent the first and second halves of frame
memory and disk. The first three segments of the
the camera. Numbers
camera; several frames
Labels la, lb, etc.
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scheme are a startup
sequence. First the camera deposits frame 1
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occur when the came
which are labelled 0
the first half of
another frame as the
the second half fi
major cycle of data
in frame mi
s because the memory-to-core operation
ra to memory transfer is active. The
will be ignor
the frame
first half fr
rame goes to
transfer. The
ed.)
is 5s
ame f
core.
; came
Then while
ent to core
inally is s*
The next
ra is first
half frame enters core and the preceding second
Then the camera takes
preceding first half
data as a second half frame
frame leaves it.
the camera
. The came
tored on th
four segmen
idle whil
half frame
enters cor
The end of the cycle
emory 1.
must
(The
always
spurious data
is idle,
ra acquires
e disk and
ts form the
e a first
leaves it.
e and the
(not shown)
occurs under software control. The program must specify the number of
frames which are to be read. When enough are acquired, the last frame
is sent through the core as before, but there is no camera input. The
disk file is closed and the program ends.
Figure 2-2 shows the monitor operation with the boxes
representing, from left to right, the disk, core buffers, frame
memories, and monitor. Again there is a three stage setup and a four
stage cycle. The first half frame is sent from disk to core. It then
moves to the frame memory while the second half frame goes to core, and
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finally the second half frame is sent to memory as the next half frame
leaves the disk. The startup data in a RAM are all high, so the frame 0
which must be displayed will flash an all white screen. Now a whole
frame is in memory and the next step can transfer it to the monitor
(where it will be repeated several times) while the second memory and
the core receive different parts of the second frame. When the second
memory is full the monitor begins to take its data from there and the
disk sends its next frame through core to the first memory. This
alternation continues until the program detects the end of the data and
stops the disk. Another three steps (not shown) send the final frame to
the monitor, and the program ends.
Camera Disk
CDATA 15-0 DATA 0-15
CFIFO Core
BDAL# 15-0 DATA 0-15
Memory ODR
BDAL# 15-0 ODR 0-15 (ODRC 15-0)
MFIFO CFIFO
MFIFO# 15-0 BDAL# 15-0
Multiplexer Memory
MUX 15-0 (IDR 0-15) BDAL# 15-0
IDR MFIFO
IDATA 0-15 (DATA 0-15) MFIFO# 15-0
Core Multiplexer
DATA 0-15 MUX 15-0
Disk Monitor
Figure 2-3
Figure 2-3 depicts the data paths for both modes in fuller detail.
The left side of each column lists the devices which hold data, and the
right side shows the data lines which connect each pair of devices.
Signal names including # are SIGNAL1 on CTRL1 and SIGNAL2 on CTRL2.
Lines without the # are common to the DMA, CTRL1 and CTRL2. Whether
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data are flowing from camera to disk or from disk to monitor, they must
pass through seven stages. Looking at MEMI and its associated control
board, CTRL1, the CDATA lines pass the camera data across the system
backplane to the CFIFO on the control/buffer board. The BDAL1 lines
which transfer them from that buffer, through the memory and out to the
MFIFO form a tri-state bus which carries both the memory address and
data alternately. The outputs of the second FIFO, MFIF01 15-0, go to a
2:1 multiplexer which resides on the DMA board. The other multiplexer
inputs are the comparable MFIF02 signals from CTRL2. From the
multiplexer the data move to the DMA's Input Data Register (IDR). The
Nova-related busses label the most significant bit of data and addresses
0 and the least significant bit 15; the memory and control busses are
labelled 15 to 0 to conform to the DEC memory notation. At this
junction of the multiplexer and IDR, therefore, the data lines are
labelled both MUX 15-0 and IDR 0-15. From the IDR the data move to the
core via IDATA 0-15 (on the interface, or DATA 0-15 on the computer data
channel bus) and to the disk on DATA 0-15. These DATA lines also carry
both addresses and data.
Output to the monitor follows a similar path. Data leave the disk
on DATA 0-15, reside in the core and leave there for the DMA's Output
Data Register (ODR) on DATA 0-15 again. Similar to the IDR, the ODR's
output lines form the bridge between the Nova and DEC notations, so the
lines ODR 0-15 are also ODRC 15-0 as they enter the CFIFO on the control
board. Again data move from CFIFO to memory to MFIFO on BDAL1 15-0 and
from there to the multiplexer via MFIF01 15-0. The multiplexer, which
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this time resides on one of the screen configuraton boards, selects
between the MFIFO data of both control boards and sends its MUX 15-0
output to the monitor.
For a given mode and at any given time, each control board will be
directing only one half of the data flow operations. For example, if
data are moving from disk to MEM1 via CTRL1, then another frame of data
is being conveyed from MEM2 to the monitor by CTRL2. After a short time
the roles will exchange and the data flow will be from disk to MEM2 and
from MEM1 to the monitor. The two modes and two memories thus lead to a
system with four states.
Two control signals represent the four states of the machine.
Signal MO (named according to a compatible Nova signal) determines the
system mode and is constant throughout an experiment. A high MO
indicates camera mode, and a low MO defines monitor mode. The second
signal, MEMSEL (memory selector), determines which frame memory is
linked to the DMA and which is tied to the camera or monitor. If MEMSEL
is high, then MEMI is communicating with the DMA and MEM2 is tied to
either the camera or monitor. If MEMSEL is low, then MEM1 is associated
with the camera or monitor and it is MEM2 which is tied to the DMA.
Table 2-1 illustrates the states. These signals have implications about
reading and writing and numerous other effects, but ultimately this
paragraph is their definition.
19
STATE MO MEMSEL MEM1 MEM2
0 0 0 MON DMA
1 0 1 DMA MON
2 1 0 CAM DMA
3 1 1 DMA CAM
Table 2-1
Reading and writing must be defined relative to the disk, the
core, and the frame memories. Table 2-2 defines which input/output or
read/write signals are needed by each part of the system.
MO MEMSEL Disk DMA MEM1 MEM2
O 0 RDB DCHO BDIN BDOUT
0 1 RDB DCHO BDOUT BDIN
1 0 WRB DCHI BDOUT BDIN
1 1 WRB DCHI BDIN BDOUT
RDB = read disk block WRB = write disk block
DCHO = write to data channel from core
DCHI = read from data channel to core
BDIN = read frame memory BDOUT = write to frame memory
Table 2-2
It will at this point be more constructive to analyze the
read/write characteristics of the DMA and of the control boards
independently, regardless of exactly in which state they occur. The DMA
functions are simpler than the control functons and will therefore be
described first.
20
The Direct Memory Access Interface
The General Purpose Interface Board is a 15" Nova-compatible
printed circuit board that implements most of the complex interface
protocol logic. Half of the board is reserved for user logic to modify
the general protocol for specific adaptations such as a DMA. Appendix B
includes the logic diagrams for the general interface, with the DMA
driving signal connections noted.
Like every Nova peripheral, the DMA has a specific device code.
The DMA code is 45 octal. Part of the circuit on page 65 recognizes
this code whenever it appears in an I/O type program instruction, i.e.
when a DATA OUT or DATA IN command is directed to this peripheral.
Programmed I/O can be Input or Output on one of three channels, A, B, or
C and additionally each instruction can pulse the START, CLEAR, or
IOPULSE lines. For example, DOCS 45 sends data to device 45 on channel
C and sends a start pulse; DIAP 45 reads channel A from device 45 and
sends an IOPLS signal.
Each Nova peripheral reveals its status to the CPU by its BUSY and
DONE flags. The BUSY flag is automatically set by a START pulse and is
reset when the DONE is clocked. The DMA DONE is wired to set when the
WDCNTZ1 (word count zero) signal appears at the end of a half-frame
transfer. The CLEAR pulse also automatically sets the DONE and an
IORESET clears both status flags. Though peripherals are capable of
generating interrupts, the DMA does not use this capability. So its
interrupt mask is not set, it never requests an interrupt, and it merely
21
Chapter 3
passes the interrupt priority signal untouched to the next device on the
backplane.
The Data Channel is a high speed channel which transfers data
between the core and a peripheral and which, once a transfer is
initiated, is outside program control. The DMA makes extensive use of
this feature. Each peripheral on the bus has a priority based on its
physical positon. The boards in backplane slots nearest to the CPU have
the highest priority. Each device receives a Data Channel Priority
signal (DCHPIN) and passes it (DCHPOUT) unaffected if it does not
require the data channel, or inverts it if it does require the data
channel. Devices further along the backplane will receive the inverted
signal and will not be able to request the data channel themselves. The
DMA uses the priority line in this simplest way.
Both the disk and the DMA use the data channel simultaneously
since one block of data moves between the core and the memory while a
second one moves between the disk and the core. Each peripheral enables
a data channel request line in its own way, but the actual request is
not generated until it is clocked by the request enable (RQENB) which
the CPU sends to all peripherals. The data channel logic is in page 66.
Once a START pulse is received on device 45, the DMA enables a data
channel request whenever the appropriate FIFO is ready. In monitor
mode, once the DCHR is enabled it remains so until the entire half-frame
block is transfered. In camera mode, the ready line will oscillate as
the DMA unloads the FIFO, so the DCHR enable will be clocked
periodically by the ready line, If only the DMA were using the channel
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it would make a request on every RQENB clock. But the disk also uses
the data channel. It is much slower than the DMA, but it has higher
priority. Whenever the disk controller requests the data channel, the
next RQENB will
its next trans
four times slowe
the disk has
operation will b
The remai
registers rather
the DMA via the
channel through
registers act
give it access to the channel and the DMA will wait for
fer until the following RQENB. Since the disk is about
:r, the DMA will have transfered its frame long before
finished its transfer, so the entire disk and memory
e limited by the disk rate.
ning standard elements of the DMA board are four
than control logic. Data pass from the data channel to
Output Data Register (ODR) and from the DMA to the data
the Input Data Register (IDR) on page 67. Two other
as an address counter and a word counter (see page 66).
To prepare the DMA for a data channel transfer the address register must
be loaded with the starting address of the core data buffer. The word
count register is similarly loaded with MINUS the number of words to be
transfered. The address register is loaded by the DATA OUT B line, that
is a DOB 45 program instruction, and the word count register is loaded
by DATA OUT C, or a DOC 45 instruction. Both counters are clocked by
DCHA, the data channel acknowledge which occurs every time a word passes
through the data channel. The ODR can be clocked by a DATA OUT A
instruction or a DCHO signal. The first responds to the DOA of
programmed I/O; the second to the Data Channel Output clock. The IDR is
loaded by DCHI, the data channel input signal, gated by a line which
tells when the appropriate MFIFO is ready to supply data. In addition
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to being loaded, the IDR outputs must be enabled onto the tri-state DATA
lines of the computer. They are enabled by a signal that indicates that
the DMA is active in the camera mode, and that it is data and not
addresses which are needed. The address register output is enabled onto
the DATA lines when an address is required. All the registers are
cleared by a CLEAR pulse. Compound signals such as the register loads
are generated in the custom logic section of the DMA board and connected
to the registers through the X and Y wire wrap pins.
Experiment initialization is implemented in both hardware and
software. A nonstandard peripheral device can only be used if it has
been identified to the interrupt handler and the system map. A control
program such as CM11 must therefore begin with these steps. Since most
registers in the DMA and the control section are cleared by a CLEAR
pulse, it is best also to insert a clear, NIOC 45, at the beginning and
end of each program. The initialization of a program must include the
loading of the command register with the twelve parameters that direct
the screen configuration. In addition to running to the CFIFOs, the ODR
lines connect the ODR to the command register. So the single DOA
instructon used in a program loads the command word into the command
register. One more initial step is required. The number of words in a
full frame must be loaded onto the control boards with a DOCP
instruction, but a further discussion of this word will appear below.
Ignoring the first and last frame transfers in which only part of
the data channel operation is active, a typical monitor mode program
would proceed as follows. A DMA transfer is readied by loading one core
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buffer's location into the address counter with a DOBP instruction, and
the negative of the half-frame size into the word counter with a DOCS
instruction. The P triggers the IOPLS and indicates the first half of a
frame. The S causes a START pulse and the DMA transfer begins. The
data channel requests will trigger DCHO and DCHA signals to clock the
data into the ODR and increment the address and word counters. The
corresponding disk transfer is begun by loading three accumulators with
the relevant core address, the block location in the disk file where
data are to be found, and the half-frame word count. An RDB instruction
then begins to transfer the second half of the frame from the disk.
When the operation is completed, both DMA and disk are reinitialized and
the next segments of data are transfered. When it is the second half of
a frame on the DMA, there is no IOPLS.
When a new frame is started on the DMA, the IOPLS clears a
hardware counter which records the number of times that the frame on the
monitor has been repeated. Each vertical drive signal (VDR), i.e. the
start of each screen display, increments the counter. As soon as both
halves of a frame have passed through the DMA, the program interrogates
the counter in a tight loop. When the frame repetition limit is
reached, the next VDR triggers the program to toggle MEMSEL and begin
the next DMA transfer.
DMA operation in the camera mode is very similar. All the same
initializations of the system map, interrupt handler, command register,
and control board frame size must be done. Again ignoring the first and
last frames, the DMA address and word counters are loaded with DOB and
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DOCS instructions, and the first half of a camera frame is clocked
through the IDR by DCHI and DCHA signals. The disk begins to receive
the second half of the previous frame after it has been initialized with
core address, file displacement, and word count. It is at this point
that the frame-ignoring counter is checked. If the counter is finished,
the next frame is to be read and operation continues with a DOBP/DOCS
setup and start, and a disk transfer.
The DMA requires little custom logic, but a number of system
control signals which are used by both CTRL1 and CTRL2 are generated on
the DMA board. The custom logic for the DMA and for the system control
appears as Appendix C. It consists of many isolated segments.
Integrated circuits U8 and U9 are the command register which has already
been fully described. Similarly, signals DMA1 through DMA5 are used
with the registers and data channel requests and have been discussed.
U12 through U15 form the 2:1 multiplexer which selects between MFIF01
and MFIF02 when the DMA reads camera data. The master signal, MO,
originates at the command register, is inverted for general use, and is
also gated by DCHA for the DMA itself. The following several gates in
Appendix C simply create the active high equivalents of several active
low signals.
The next part of Appendix C is a status register. Two bits are
the state variables MO and MEMSEL. The remaining six bits are three
error flags from each control board. ADOV indicates a memory address
overflow, i.e. the address counter did not stop at the frame size limit.
CINR is Camera (FIFO) Input Not Ready, active when the CFIFO input has
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been clocked, but the input word is not ready to accept data. The word
is lost in this error condition. Similarly, the Monitor (FIFO) Output
Not Ready (MONR) is active when the MFIFO's unload clock has pulsed but
there is no word ready to be removed from the FIFO. The word taken as
data on that clock will be meaningless. Once set, these bits are active
until the next data frame (not frame repetition) is begun. The status
word is interrogated by a DIA instruction and printed on the computer
console when the frame repetition counter is tested.
The following small circuits create important system control
signals. Since the camera and monitor work with a full frame, their
memory address limit must be the full frame size rather then the half
size. The control boards' word count latches take their input from the
output of the DMA's word counter. The word count register is reloaded
each half frame by a DOC, but a control board's latch need only be
loaded once. The latch must thus be clocked on a DOC, but not on every
DOC. To distinguish the single control board load, the latch is clocked
on a DOCP instruction only. The IOPLS wll follow the DATA OUT C pulse
very quickly so the monostable extends DATA OUT C so that it is still
active when the pulse occurs. The DOCP is thus recognized for the clock
and an isolated DOC or IOPLS will not be captured.
WDCNTZ1D is merely the DMA word count zero, i.e. transfer
finished, signal, extended by one memory cycle length. It is used to
clear the major timing sync signal when a DMA transfer is finished. If
it is not extended the last word is lost.
The next large group of gates extends the START pulse, creates and
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toggles MEMSEL, and captures the vertical drive signals from the camera
and monitor. Each DMA half-frame transfer begins with a very short
START pulse. Many control board signals must be gated by the "DMA
active" condition, so STRFFL, the long START FLIP-FLOP, signal becomes
active on a START and remains so until the DMA transfer is complete.
Other signals are active only at the beginning of the DMA cycle.
STRFFS, the short START FLIP-FLOP is set by START and reset by the first
memory cycle sync signal.
MEMSEL and its complement are created by a flip-flop. The initial
NIOC clears MEMSEL and the IOPLS toggles it at the beginning of every
full frame through the DMA. Since the first MEMSEL is 1, and
consequently MEM1 is tied to the DMA, the first disk frame in display
mode will go to MEMI and the first camera frame in acquisition mode will
go to MEM2.
Both the camera and the monitor generate active low Vertical Drive
and Vertical Blanking signals when the beam scan retraces from the lower
right corner of the field to the upper left. The Vertical Drive is
active for 0.571 ms and the Vertical Blanking for 1.33 ms. Data begin
to be displayed or acquired 700 ns after the trailing edge of Vertical
Blanking. When a frame memory communicates with the camera or monitor,
its timing circuit must be triggered by the appropriate Vertical Drive
to anticipate the start of the frame. So VDRC and VDRM are gated by MO
and MO- to become a single VDR.
Finally there is the frame repetition counter. The four bit
counter is cleared by IOPLS and clocked by VDR. The counter value, the
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carry, and the VDR pass through an open collector buffer directly to the
IDATA lines and are interrogated by a DIB instruction. The four bits
allow the monitor to repeat a single image up to 15 times, or the camera
to skip up to 15 frames. With 60 frames per second, a count of 15
allows only 4 different images per second, 10 allows 6 images, and 3
allows an effective rate of 20 frames per second.
These signals, then, constitute the DMA and overall system logic.
The real complexity of the DMA is prewired to fit Nova interface
conventions and the system controls are of the general initialization
type. The control and timing section which follows is considerably more
complex.
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Memory Control and Buffering
The two frame memories are manufactured by Digital Equipment
Corporation and are compatible with DEC's LSI-11 bus and protocol, not
with those of the Nova/4. The five LSI-11 signals necessary to drive a
memory must therefore be created and synchronized with the operation of
the Nova computer, the camera, and the monitor. To accomplish this
task, each memory is driven by its own control board which generates
addresses and timing signals, and buffers the data that enter and leave
the memory. The two control boards, CTRL1 and CTRL2, are identical
since they must perform the same tasks in an experiment at alternate
times. A switch on one board will be set to respond to MEMSEL and on
the other board to respond to MEMSEL-. On the circuit diagrams of
Appendix D and in the following discussion, MEMSEL and MEMSEL- refer to
the master state variable generated on the DMA board. MEMSEL# and
MEMSEL#- (# = 1,2) refer to the version of that signal which board CTRL#
has selected. In normal operation, MEMSEL1 is MEMSEL and MEMSEL2 is
MEMSEL-. Other signals which occur identically but independently on
each control board will also be labelled SIGNAL#. For example, VDR is
common to the entire system, but the generalized BSYNC# is BSYNC1 on
CTRL1 and BSYNC2 on CTRL2.
The role of the CTRL boards as buffers in the data path will be
considered first.
The memories stand between the DMA and the camera or monitor.
Both the DMA and camera write to each memory, and the DMA and monitor
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The FIFOs thus perform three crucial tasks. They decouple the
memories from the DMA, camera, and monitor; they eliminate any problems
which refresh asynchronism would cause; and they allow the memories to
be slightly slow and still to meet the required video data rates.
The CFIFO (page 75) buffers data which enter the memory. Both the
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The CFIFO's tri-state outputs are tied to the memory's BDAL#
address/data lines. They are enabled only in the states when MEM# is
receiving data and only when the memory write cycle requires a data word
rather than an address. The unload clock is derived from the memory
timing signals which are discussed below. As with the input, there is a
COR#, or camera output ready, signal which monitors the first word
location. When the unload clock is high and there is a word in the
first location, the COR# is active. As the word is unloaded, the COR#
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which indicates that the output was clocked but no word was ready. The
outputs are labelled MFIFO#. They are tri-state, but always enabled
because the address/data line multiplexing for the DMA occurs at a later
part of the data path, and the monitor data lines carry only data. The
output of each MFIFO is sent to a 2:1 multiplexer on the DMA board and
to a similar one on a monitor control board. MEMSEL selects which data
words reach the DMA and MEMSEL- selects the input to the monitor.
These, then, are the data paths through the control boards. The
memory addresses which share the data lines are also generated on these
boards.
As described in Chapter 3, the full frame size is latched on the
CTRL boards by a DOCP instruction. This number then is the upper limit
for the frame memory addresses, and is one input to a comparator (see
page 77). An address counter is the input both to the comparator and to
a tri-state buffer. While the address is within range, the trailing
edge of the memory cycle initiator, BSYNC#, clocks the counter so the
address is ready at the start of the next cycle. It is enabled onto the
BDAL# address/data memory lines by ADDAT#, one of the timing signals.
The minor complexity of the address counter comes in its clearing. The
initial programmed CLEAR pulse sets the counter to zero and thereafter
whenever the counter reaches the frame size limit, the comparator's
equal signal, CMDONE#, resets it. The VDR, i.e. the camera or monitor
vertical drive, also resets the counter to ensure that each frame begins
at the correct location. Normally a CMDONE# will occur only as often as
VDR does, but during testing a small amount of data is repeated several
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times to fill a. screen, so both reset methods are needed to ensure
alignment.
Five basic inputs and one response control the DEC memory.
Triggering the lines in the correct order and with the correct relative
spacing is straightforward, but as with the address counter, enabling
and clearing the various sections at the proper time are intricate
operations. Page 78 shows the timing circuitry, and the timing
specifications which it must duplicate appear in Appendix F.
The upper left of the diagram describes the three mechanisms for
triggering a memory cycle. The upper center enables the timing
according to state and FIFO conditions. The lower right shows the final
signals which are created. Since the operation is cyclic, there is a
great deal of interdependence among the various aspects of the circuit.
The specific required delays are generated by Technitrol TTL delay
lines, so Schottky integrated circuits are used for the rest of the
timing circuit to minimize additional delay. Even with these S
integrated circuits, the memory cycle would not have been fast enough to
meet the video elements' data rate without the FIFO buffering.
A memory cycle is enabled in states 0 and 3 if the CFIFO output is
ready or in states 1 and 2 if the MFIFO input is ready. The first case
sets a read/write indicator, RW#, and implies a memory write, or BDOUT#
operation; the second sets RW#- enable a memory read with the BDIN#
signal. In this case, "state" refers to the state as board CTRL# sees
it. CTRL1 will observe the same states as the master timing does since
MEMSEL1 is MEMSEL. Since CTRL2 uses MEMSEL- as MEMSEL2, it will perform
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its "state 00" actions when the master control is seeing state 01. It
is most useful to refer to the states as they appear to the generalized
control board rather than to the absolute system control. All of the
signals reach the memory board through inverting receivers. They are
not buffered as they leave the control board, so they are generated
active low. The diagram is consistent with those in the other
appendices in labelling active low signals with an overbar. For ease of
prose notation, the logic level is not pertinent, so signals will be
denoted only by their name, even if they are active low.
When a memory cycle is enabled, there are three ways to trigger
BSYNC#, the primary sync signal.
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the mechanism to be kept general.) Each VDR runs through a delay line
to create FSTRT2, a frame start pulse which begins 75 ns after the VDR
ends and persists for 75 ns. Since the MFIFO is empty, MIR2 is active,
and the FSTRT2 can trigger the first BSYNC2. As on CTRL1, the end of
the first memory cycle sets CONTIN2 and since the MIR2 is still active,
the next BSYNC2 is generated. In this mode, the MFIFO will be
completely full before the monitor clock actually starts its display, so
when MIR is no longer active, the memory cycles will stop until the FIFO
begins to be unloaded to the monitor. Once there is room again in the
FIFO, the rise of MIR2 clocks the next BSYNC2 and CONTIN2 perpetuates
the cycle as before.
Memory cycle initiation is similar in acquisition mode. MEM2
prepares to receive camera data with the first VDR and its FSTRT.
Since the camera clock will not have started, COR2 will be inactive and
the circuit will wait for data to appear in the CFIFO. Once the camera
starts, the rise of COR2 triggers the first BSYNC2 and CONTIN2 continues
thereafter. The DMA will initially communicate with MEM1. The MFIFO
will at first have no data, and the DMA will wait. Since the empty
MFIFO causes an active MIR1, the STRFFS rise will trigger the first
memory cycle. CONTIN1 ensures that the cycles proceed, while the DMA
begins to unload the MFIFO as soon as a word is ready at the output.
Operation again continues until the end of the frame.
BSYNC# is the master memory timing signal. Once it is triggered
the remaining signals follow directly. Its assertion will be taken as
time 0 in the following description. The address/data lines must carry
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The system is performing with a response time of 80 to 120 ns. BDIN#
and BDOUT# may be released 150 ns after BRPLY# occurs and BSYNC# may be
released 100 ns after that. The memory will release BRPLY# soon after
BDIN# or BDOUT# is released. All the triggers are created by tapping a
delayed version of the appropriate signal at the proper time. The next
BSYNC# may follow the end of BRPLY# by no fewer than 300 ns, so it is
the trailing edge of BRPLY#, delayed by 300 ns, which sets CONTIN#.
There is one last memory input which is not part of the timing
sequence. BBS7# is active when memory bank 7 (the 4 kilowords beginning
at location 160000 octal) is addressed. The system should never use
this high order bank, but to be accurate, the signal is generated by
monitoring the three most significant address bits. It should always be
inactive.
If the timing signals can be correctly initiated and perpetuated,
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then there remains only to stop
BSYNC# following every BRPLY#, ad i
them. Since
nfinitum, it
CONTI
must
N# would generate a
be cancelled at the
end of a frame. If the memory is tied to the DMA, the WDCNTZ1
indicates the end of a frame. This signal is extended slightly to
become WDCNTZ1D since the DMA runs a few words ahead of the memory (at
least in monitor mode). WDCNTZ1D thus holds the CONTIN# flip-flop's
clear low either until the next START, if another half frame is to
follow immediately, or until MEMSEL toggles.- When the memory is linked
with the camera or monitor, an active CMDONE# or VDR indicates the end
of a frame. The CONTIN# flip-flop will be cleared by CMDONE# and,
somewhat redundantly, by VDR. It remains cleared for the duration of
VDR, and only the next FSTRT or STRFFS can restart the memory cycle.
These two chapters describe the video system's data paths and the
timing and control signals which direct the data along the proper route.
The following chapter will describe special considerations about the
design, system testing and performance.
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Practicalities, Performance, and Maintenance
5.1 Practical Considerations
The two standard considerations of
in the video system. Speed is the
decisions. Though normally memory space
currently uses only half of its memory
in the great number of signals which are
boards.
time and space are of concern
motivation for several design
is a constraint, this system
capacity. The space concern is
passed between printed circuit
To make the memory cycle time as short as possible, Schottky
integrated circuits are required for most of the CTRL board elements.
They have the advantage of being 3 to 4 times faster then the Low-power
Schottky integrated circuits, but the disadvantage of drawing 2 to 5
times more current than the LS chips. The entire interface, with the
exception of the DMA board, draws 6 to 7 amps from the +5V source. A
very sturdy power supply is required for these chips, but they do
deliver the necessary speed.
The system's interconnections pose a more serious problem than its
speed. Data and control lines travel between a memory and its control
boards, and to the camera and monitor controllers (Word Packing and
Screen Configuration in Figure 1.1) on a wire-wrapped backplane (see
Appendix E). These connections are short and pose little difficulty.
Almost 100 connections must be made between the DMA board and the two
control boards, including four 16 bit wide data paths. A connection
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diagram and listing appear in Appendix E. Since the cables are four
feet long, twisted pairs are needed to reduce noise pickup. Standard
twisted pair cables can carry 13 signals and 13 grounds on the 26 pin
connectors which the CTRL boards support. Even with 6 jumpers, this
capacity is not sufficient. The solution to this problem of massive
data transfer is to use the relatively new Augat SGF twisted pair
cables. These cables use 2 of the 26 pins as grounds, and each of the
24 remaining signal lines is twisted with a wire connected to one of
these grounds. These cables incri
144 signals, which is sufficient
DMA board and to both CTRL boards
board by a 50 pin connector whii
CTRL1. They are wire-wrapped to
to CTRL2 on two simple 26 pin SGI
created on CTRL1 and a parallel
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the monitor control boards and thi
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· These lines are carried on the DMA
:h splits into two 26 pin connectors on
another pair of connectors and are sent
F jumpers. Twenty-four signals are
, but independent, set are generated on
CINR2, BSYNC1 and BSYNC2). Twenty-four
DMA board connector after passing
ixteen signals must pass between one of
e DMA through a cable which is an SGF
26 pin connector on the monitor board and is attached to a Nova
backplane extender on the DMA board. Another short cable connects the
two monitor control boards.
For all the complexity of these interconnections, they perform
well. A few of the signals which are carried by the 4 foot long split
cables seem to pick up interference, so they are RC filtered as they
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enter the destination board. The interference does not appear to be
widespread; the many data lines, for example, appear to be noise free.
The SGF twisted pair cables have solved the problem of board
interconnection satisfactorily.
5.2 Testing and Performance
Can the video system perform as it was designed to perform? The
data paths do all retain their integrity. On a 15K pel monitor screen,
a few dozen pixels, or .2*, seem to be improperly transmitted at this
stage of testing. The random errors should diminish as the system is
fine-tuned.
The DMA and disk have been completely tested as both an input and
an output system, and they function exactly as described. The camera
mode has not been fully tested; no real data have yet been stored on the
disk. The monitor mode has been almost completely debugged. Since much
of the timing circuitry is common to both the acquisition and display
modes, many problems which were corrected for monitor operation could be
simultaneously corrected for operation in the camera mode. Thus testing
of the acquisition system will proceed much more quickly than the
display testing.
Clearly the Nova interface can be tested independently of the
memory system. The disk can be exercised as both source and destination
and the disk file and core locations can be examined and checked for
data reliability. Once the disk controller is proven to function (and
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in this situation. (A storage scope would be a partial substitute.) A
Tektronix 7D02 Logic Analyzer was used to test the control boards. It
provides an 8 channel storage capability and can sample all 8 lines at
periods varying from 20 ns to 5 ms. It is able (though barely able) to
detect the shortest pulses and offsets in the design, which are of only
25 ns duration. (Of course no tool is ever perfect. A 10 ns sample
period would have many times been useful, but the timing channel feature
was in general completely adequate.) In addition to the timing option,
the analyzer provides 24 address line probes and 16 data probes which
can be sampled by an external clock (such as BSYNC). Using this tool,
the address counter and all the data lines, BDAL, ODR, IDR, CDATA, and
MFIFO, could be monitored very easily. The analyzer subtracted weeks
from the debugging schedule.
Page E5 is a timing diagram of some memory control and FIFO
signals which was compiled from several passes of the logic analyzer.
The analyzer samples each signal every 20 ns so the lines are
artificially square and are accurate only to 20 ns. Some pulses were
verified on a standard oscilloscope. The delay lines all perform very
accurately, so though FSTRT- appears to be 80 ns wide, it has been
verified as a 75 ns pulse. The diagram was generated in monitor mode
when the memory contents were being displayed by the monitor. The
VDR/FSTRT initiation is clearly working; BSYNC- falls with FSTRT- since
the MFIFO is cleared and ready (MIR active). BRPLY- follows BSYNC-
usually within 80 ns, and exactly 300 ns after BRPLY- is released,
CONTIN- falls to trigger the next BSYNC-. A 20 to 40 ns propogation
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delay is evident between the activation of CONTIN- or MIR and the
setting of BSYNC-. A delay of 20 ns is not unreasonable for two logic
gates and a flip-flop. The initiation by FSTRT- and clearing by CMDONE-
are important features of the diagram which are functioning as designed.
Also important is the cycle time. BSYNC- drops approximately every 840
ns, though it must be +/- 20 ns because of the sampling. This rate is
slightly slower than expected with Schottky chips, but well within the
functional limits. The 16 word deep FIFOs will not be near the point of
overflowing.
Page E6 is a comparable diagram of a control board taking data
from the DMA. They are drawn to the same scale and sampled at the same
rate. It is immediately obvious that this process is occurring much
slower than the monitor transfer. The data transfer is enabled when
DCHS- drops on a START pulse, but it cannot start until after the first
DCHA. DCHA loads the CFIFO's first datum, then when the CFIFO's output
becomes ready, COR triggers the first BSYNC-. The second word is loaded
into the CFIFO shortly after the next DCHA, but it does not emerge at
the other end of the FIFO until 1560 ns later. Once the pattern is
established, the BSYNCs are separated by approximately 1760 ns. The
memory is working in this state at about half its capability. It seems
inefficient to load one word, let it move to the front of the FIFO, load
the next word, let it travel through 16 locations, et cetera. A
different scenario would be to fill the CFIFO with the DMA before the
memory begins to empty it. There would then be a much shorter delay
between COR signals since a word would only have to move one position to
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make the output ready again. The memory could then work at
approximately its 840 ns cycle time. But because the DMA still can work
only half as fast as the memory, only the first 30 words of a 64 word
line would be moved at the faster rate, and in addition all the time
needed to fill the FIFO initially must be added to the frame transfer
time. The alternative approach does not offer any real increase in
speed. The DMA transfer is inherently unable to use the memory's full
capabilities, so the straightforward design performs as well as any more
convoluted approach.
Both the DMA and monitor aspects of display mode perform largely
as expected. The crucial part of the design, i.e. the memory timing
signals, occur predictably and accurately. A few problems, such as a
horizontal band at the half-frame point of the screen, an unexplained
vertical band, and some non-random noise, still plague the display, but
their elimination will require only minor design changes. The bulk of
the controller design has been proven to function as desired.
Acquisition mode has not been fully tested, though since it clocks
the same FIFOs and requires the identical timing signals, no major
design errors are expected to appear.
5.3 Maintenance -- Past and Future Flaws
As all the capabilities of the video system are tested in actual
experiments, some design flaws will certainly appear for the first time.
It will be useful for those responsible for the system at that time to
46
be aware of the classes of problems which have been detected thus far,
since the same classes will tend to recur in the future.
At the surface, errors are either clearly logical or totally
non-logical. If signal A occurs at the wrong time, but its trigger,
signal B, also occurs then, the chain of influence can gradually be
traced until the incorrect signal is found and corrected.
Alternatively, if signal A is incorrect and all of its sources appear to
be functioning properly, or worse yet, if signal A is intermittently
incorrect, then the simple logical trace will not easily isolate the
problem. In the early stages of system testing, usually an observable
error is the result of several equally major flaws, and the checkpoint
can only be passed when all the flaws have been eliminated. Once the
system is functional though, errors should be expected to have only one
major cause.
The non-logical errors have two common causes, bad electrical
connections and noise. The problems which are detected in the earlist
test stages are those such as open collector outputs which are not
pulled up, a line that is driven by a signal and its complement, or a
chip that is not grounded. All have serious effects, but are relatively
easy to detect with an oscilloscope, and rarely occur in later stages of
testing.
Noise can be a very serious problem. It is visible in the video
system primarily when edge-triggered signals are triggered at
unexplained times. "Unexplained" may or may not mean random; one
flip-flop consistently cleared at the same incorrect time, although its
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clear line appeared steady. The logic analyzer was least useful when an
error was caused by noise. If, as in the above case, a flip-flop were
cleared incorrectly and all its inputs were steady on the analyzer
display, there could still be, and would indeed have to be, a glitch on
the clear or clock which occured between the 20 ns samples. In testing
this system, whenever a logic change simply could not occur, but did
occur, the solution was to filter one of the inputs.
These glitches have apparently occurred for two reasons. A very
small number of the signals which travel through the 4 foot split cables
were noisy at the destination end of the cable, but not at the source.
Fortunately this interference is not widespread. Some glitches were not
caused by noise, but apparently by varying delays within integrated
circuits. For example, if the four chips of a comparator and the four
chips of a counter which create its input are not well synchronized, the
comparator outputs could momentarily be at the wrong level and create a
glitch. The electrical, noise, and glitch errors are difficult to
detect, but relatively simple to correct with RC filters. As the system
is tested with larger frames and consequently faster camera and monitor
clocks, the integrated circuits will be forced to work at speeds closer
to their limits. Glitches and noise can probably be expected in the
future.
Logical errors can also be of two types. The first occur when a
desired logic equation is not implemented correctly. These errors are
relatively easy to detect with the analyzer; simply monitor all relevant
signals and one or more will be at the wrong level. Some of these
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errors may arise in the future, but most should have been e
early testing. If triggers are inverted or occur on
conditions, the error is serious enough to stop operation
They are not subtle errors.
The final class of error is often very subtle. These
design misconceptions, or decisions made in ignorance
implications. Errors of this type have been the most common
probably continue to be the most prevalent as the sys
exercised. The crucial elements of the system control are
and cancelling the timing signals. The same basic FIF
liminated in
the wrong
completely.
flaws are
of all their
, and will
tem is fully
triggering
0 and memory
elements are used in each state, but they are controlled
different devices, the camera, monitor, and DMA. There must therefore
be 2 to 4 versions of every clock, every clear, and every enable. They
must all be gated by different combinations of the state variables, MO
and MEMSEL, so that alternate versions of the same trigger do not
interfere with each other. Some signals occur, for example, in states 0
and 1, some in states 0 and 2, others only in state 3. Several gates
were designed with the correct versions of the inputs, but with
incorrect gating; e.g. a clock which should occur in state 1 would be
dominating in state 2. A variation of the problem which has occurred
regularly, is the creation of overqualified signals. The memories are
actually quite independent of the camera, monitor, and DMA, and
conditions of one element should not usually be required to trigger
another element. The final version of many signals is much cleaner than
the original.
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by three
Many of these design problems cannot be predicted in the design
phase, or even in the early test phase. The interrelationships among
aspects of the system are simply too numerous and intricate to analyze
fully in theory. The logic analyzer is here essential for seeing
exactly what the signals actually do, rather than what they are intended
to do. Though the system is largely functional, design errors of both
the under- and overqualified types are certain to arise as the final
states are tested.
The intricacy of the controls is not surprising. Any system with
bi-directional data paths will require systematic enabling of each
segment of the path. This system is perhaps more complex than one in
which data travel from peripheral to disk and back to the same
peripheral, because in this case the peripheral is actually two devices.
The design with heavily qualified data controls is sound. A
simplification of tha FIFO controls would require extra, highly
redundant FIFOs and the complexity would merely shift to another part of
the design.
Unpredictable and irregular delays, members of an error class
which would be expected in a system in which timing is so important, are
notably missing. The TTL delay lines are very accurate and consistent,
and the Schottky integrated circuits introduce very little unwanted
delay into the timing path. The memory timing signals occur
consistently according to specifications.
It is probable that some design and glitch errors will arise as
the system is first exercised, but once the operation of various states
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is verified, few flaws should be expected.
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Chapter 6 Summary
Investigation of algorithms which narrow the bandwidth of video
signals requires a means of collecting raw data and of observing
processed data. A computer system which acquires and stores video
camera data and which retrieves and displays the images on a video
monitor is an essential tool for studies in the growing field of video
bandwidth compression. The design and construction of such a system has
been discussed in this thesis.
The video interface system comprises a Nova/4 computer with its
130 MB disk and its Direct Memory Access unit, a video camera and video
monitor, two 64KB frame storage memories, and six printed circuit boards
of driving logic. It operates in two modes. As an acquisition system,
data sampled by the camera flow through the frame memories and the DMA
to the disk. As an output device, the data are sent from the disk
through the DMA and memories, and are displayed on the monitor. The
hardware must be able to sustain the 60 frame/second video rate, while
maintaining the integrity of finely quantized images. The speed
requirements necessitate the use of fast memories, fast integrated
circuits, and a fast disk. The disk's 320 KBps data rate is the primary
system constraint. If it were replaced though, the memories could not
process the same image size at any greater speed, so the system
performance of 20 standard frames per second through the DMA and 60 fps
through the video elements seems to be fixed.
Critical aspects of the system design are the memory timing and
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data buffering. The control lines for the DEC RAMs must be driven by
custom logic since the Nova and DEC controls are not compatible. The
memories can be pushed to a 820 to 840 ns cycle time. Operation at this
rate requires accurate and predictable control signals. The Schottky
chips which create the timing signals are pushed to perform at the high
switching rate with minimal internal delay and high noise immunity. In
general, the timing circuit does meet the speed and accuracy
requirements.
Two 16 word FIFOs are used to buffer the data which enter and
leave each memory. They perform three crucial functions. The FIFOs
decouple the memory from the DMA, camera, and monitor; they eliminate
asynchromism problems caused by memory refresh; and they allow the
memory to work slightly slower than the camera or monitor and yet to
maintain an adequate data rate. By allowing all the segments of the
system to work independently, the FIFOs have simplified both the design
and testing of the interface.
The video system is a versatile instrument. Though the data paths
require some complex control, they are effectively very general. The
system will proceed at video rates regardless of the nature of the data,
so either video or previously stored still images can be displayed on
the monitor. The software-controlled frame rate allows experimentation
with image degradation caused by flicker. The horizonal, vertical, and
pel resolution parameters permit an image to be quantized in twelve
different ways (from 60 x 128 x 4 through 240 x 128 x 8), and variable
display sizes can augment or cancel some of the effects of the sampling
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resolution by expanding or compressng the images. The video interface
system will support a wide range of visual experiments.
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Appendix A:
CCl1:
CM11:
Control Software
Acquisition Mode
Display Mode
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F1:
F2:
ER:
BINO:
CRET:
CR:
FREP:
MSK37:
MSK40:
WDC:
NFRM:
FSZ:
C5:
ClO:
TMPI:
DEV:
FILE:
.TITL CCil
.TXTM 1
.TXTN 0
,EXTD TCHR
.EXTN ,BINO
.EXTN ,.UCEX
,ZREL
FRMI
FRM2
ERR
,BINO
15
3207
4
37
40
7400
400
17000
5
t0
0
45
.+1'2
,TXT 'VIDEO.DD'
.NREL
DCT: .+i
.BLK 3
CCII: NIOC 45
LDA 0,FILE
SUB 1,1
.SYSTM
.OPEN 0
JMP ER
LDA O,DEV
LDA 1,DCT
MOVOL 1,1
MOVR 1,1
LDA 2,C5
.SYSTM
,IDEF
JMP ER
LDA ,Fl
.SYSTM
,STMAP
JMP ER
LDA 3,FSZ
DOCP 3,45
LDA 1,FREP
LDA 2,MSK37
LPOA: DIB 0,45
AND 2,0
SUBZ i,0,SNC
JMP LPOA
LDA 2,MSK40
LPOB: DIB 0,45
AND 2,0,SZR
JMP LPOB
LDA 3,CR
;SETUP
;OPEN CHANNEL 0 FOR DISK
;BIT 0=1 FOR DATA CHAN
;IDENTIFY DMA TO INT ANDLER
;PUT DMA ON SYSTEM MAP
;FRAME SIZE TO CAM ADDR REG
;CAM ON LAST REPEAT?
;READY TO SWAP MEMORIES?
;FIRST FRAME -- CAMERA ( GARBAGE DMA) ONLY
;COMMAND REGISTER
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DOA 3,45
LDA 3,FI
DOBP 3,45
LDA 3,WDC
NEC 3,3
DOCS 3,45
Wi: SKPDN 45
JMP Wi
LDA 3,Fi
DOB 3,45
LDA 3,WDC
NEG 3,3
DOCS 3,45
W2: SKPDN 45
JMP W2
LDA 1,FREP
LDA 2,MSK37
STA 1,TMPI
LPIA: DIS 0,45
AND 2,0
SUBZ ,O,SNC
JMP LPIA
LDA 2,MSK40
LPIB: DIE 0,45
AND 2,0,SZR
JMP LPIE
LDA 1,TMPI
GOi: LDA 3,F2
DOBP 3,45
LDA 3,WDC
NEG 3,3
DOCS 3,45
LDA 0,FI
SUB 1,1
LDA 2,WDC
.SYSTM
,WRB 0
JMP @ER
W3: SKPDN 45
JMP W3
FRM: LDA 3,Fi
DOB 3,45
LDA 3,WDC
NEG 3,3
DOCS 3,45
LDA 0,F2
LDA 2,CO1
ADD 2,1
LDA 2,WDC
.SYSTM
.WRB 0
JMP _ER
W4: SKPDN 45
JMP W4
DIA 0,45
STA 1,TMPt
JSR eBINO
eTCHR
LDA O,CRET
;CORE ADDR
;P(ULSE) ONCE PER DMA FRAME
;WDCNT, S(TART) ONCE PER DMA XFER--2/FRM
;START ST CAM FRM OTH HALF FRM FROM FMEM
;WAIT FOR DMA
;OVERWRITE 0TH DMA FRAME -- WAS GARBAGE
;NO PULSE
;1ST HALF FRAME FROM FMEM
:WAIT FOR DMA
;CAM ON LAST REPEAT?
;READY TO SWAP MEMORIES o
;CAMERA, DMA, AND DISK
;PULSE STARTS 2ND CAMERA FRAME
;2ND HALF FRAME FROM FMEM
;IST HALF FRAME TO DISK
;WAIT FOR DMA
;MAJOR LOOP FOR DISK, DMA AND CAMERA
;iST HALF OF NTH FRAME FROM FMEM
;IF ACI USED FOR OTHER THAN WRE, STORE & RESTORE IT
;2ND HALF OF N-IST FRAME TO DISK
;WAIT FOR DMA
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JSR TCHR
LDA i,FREP
LDA 2,MSK37
LP2A: DIB 0,45
AND 2,0
SUBZ 1.O,SNC
JMP LP2A
LDA 2,MSK40
LP2B: DIB 0,45
AND 2,0,SZR
JMP LP2B
LDA i,TMPI
G02: LDA 3,F2
DOBP 3,45
LDA 3,WDC
NEG 3,3
DOCS 3,45
LDA O,Fi
LDA 2,C10
ADD 2,1
LDA 2,WDC
.SYSTM
.WRB 0
JMP ER
W5: SKPDN 45
JMP W5
LDA O,NFRM
SUB iO,SNR
JMP LST
MOVL 0,O,SNC
JMP FRM
LST: LDA 3,Fi
DOB 3,45
LDA 3,WDC
NEG 3,3
DOCS 3,45
LDA O,F2
LDA 2,C10
ADD 2,1
LDA 2,WDC
,SYSTM
,WRB 0
JMP ER
WE: SKPDN 45
JMP W6
LDA 3,F2
DOB 3,45
LDA 3,WDC
NEG 3,3
DOCS 3,45
LDA O,Fi
LDA 2,Ci0
ADD 2,1
LDA 2,WDC
,SYSTM
.WRB 0
JMP ER
W7: SKPDN 45
JMP W7
LDA 0,F2
;CAM ON LAST REPEAT?
;READY TO SWAP MEMORIES?
;2ND HALF OF NTH FRAME FROM FMEM
;iST HALF OF NTH FRAME TO DISK
;WAIT FOR DMA
;IF MORE FRAMES NEEDED, REPEAT MAJOR LOOP
;LAST FRAME -- DISK AND DMA ONLY
;NO PULSE
;iST HALF OF LAST FRAME FROM FMEM
;2ND HALF OF 2ND-LAST FRAME TO DISK
;WAIT FOR DMA
;2ND HALF OF LAST FRAME FROM FMEM
;1ST HALF OF LAST FRAME TO DISK
iWAIT FOR DMA
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LDA 2, CO
ADD 2,1
LDA 2,WDC
. SYSTM
.WRB 0
JMP ER
DIA 0,45
JSR @BINO
eTCHR
.SYPTM
.RTN
ERR: SYSTM
.ERTN
JMP ERR
FRMI: .BLK 7400
FRM2: ,BLK 7400
.END CCli
;2ND HALF OF LAST FRAME TO DISX
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Fl:
F2:
ER:
BINO:
CRET:
CR:
FREP:
MSK37:
MSK40:
WDC:
NFRM:
FSZ:
C5:
CIO:
TMPI:
DEV:
FILE:
.TITL CMII
.TXTM i
.TXTN 0
.EXTD TCHR
.EXTN .BINO
.ZREL
FRMI
FRM2
ERR
,BINO
15
3206
4
37
40
7400
400
17000
5
10
0
45
.+1*2
.TXT "VIDEO.DD"
.NREL
DCT: ,+i
,BLK 3
CMII: NIOC 45
LDA 0,FILE
SUB i1, 
,SYSTM
.OPEN 0
JMP ER
LDA O,DEV
LDA ,DCT
MOVOL i,i
MOVR 1,1
LDA 2,C5
,SYSTM
.IDEF
JMP ER
LDA ,Fi
.SYSTM
.STMAP
JMP @ER
LDA 3,FSZ
DOCP 3,45
LDA 0,Fi
SUB 1,1i
LDA 2,WDC
.SYSTM
.RDB 0
JMP ER
LDA 3,CR
DOA 3,45
LDA 3,Fi
DOBP 3,45
LDA 3,WDC
;SETUP
;OPEN CHANNEL 0 FOR DISK
;BIT 0=i FOR DATA CHAN
;IDENTIFY DMA TO INT HANDLER
;PUT DMA ON SYSTEM MAP
;FRAME SIZE TO MON ADDR REG
;FIRST FRAME -- DISK ONLY
;IST HALF FRAME FROM DISK
;DISK AND DMA
;COMMAND REGISTER
;CORE ADDR
;P(ULSE) ONCE PER DMA FRAME
;WDCNT, S(TART) ONCE PER DMA XFER--2/FRM
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NEC 3,?
DOCS 3,45
LDA O,F2
LDA 2,CIO
ADD 2, 1
LDA 2,WDC
,SYSTM
,RDB 0
JMP EER
Wi: SKPDN 45
JMP WI
LDA 3,F2
DOB 3,45
LDA 3,WDC
NEC 3,3
DOCS 3,45
LDA 0,Fi
LDA 2,CI0
ADD 2,1
LDA 2,WDC
,SYSTM
.RD 0
JMP _ER
W2 SKPDN 45
JMP W2
STA ITMF'I
LDA 1,FREP
LDA 2,MSK37
LPOA: DIP 0,45
AND 2,0
SlIBZ ,O,SNC
JMP LPOA
LDA 2,MSK40
LPOB: DIE 0,45
AND 2,0,SZR
JMP LPOE
LDA i,TMPi
FRM: LDA 3,FI
DOEP 3,45
LDA 3,WDC
NEC 3,3
DOCS 3,45
LDA O,F2
LDA 2,CiO
ADD 2, 
LDA 2,WDC
,SYSTM
.RDB 0
JMP @ER
W3: SKPDN 45
JMP W3
LDA 3,F2
DOB 3,45
LDA 3,WDC
NEC 3,3
DOCS 3,45
LDA O,F
LDA 2,C10
ADD 2,1
LDA 2,WDC
:START ST HALF FRM TO MEMI
;IF ACI USED FOR OTHER THAN RDB. STORE RESTORE IT
;2ND HALF FRM FROM DISK
;WAIT FOR DMA
;NO PULSE
;2ND HALF FRM TO MEMI
;IST HALF OF 2ND FRM FROM DISK
;WAIT FOR DMA
;MON ON LAST REPEAT?
;READY TO SWAP MEMORIES?
;MAJOR LOOP FOR DISK., DMA AND MONITOF
;iST HALF OF NTH FRM TO MEM
;2ND HALF OF NTH FRM FROM DISK
;WAIT FOR DMA
;2ND HALF OF NTH FRM TO MEM
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. SYSTM
.RDB 0
JMP @ER
W4: SKPDN 45
JMP W4
DIA 0,45
STA ,TMPi
JSR BINO
_TCHR
LDA O,CRET
JSR _TCHR
LDA I,FREP
LDA 2,MSK37
LPIA: DIB 0,45
AND 2,0
SUBZ ,O,SNC
JMP LPIA
LDA 2,MSK40
LP1B: DIB 0,45
AND 2,0,SZR
JMP LP1B
LDA !,TMPI
COi: LDA O,NFRM
SUB i,0 SNR
JMP LST
MOVL 0,O,SNC
JMP FRM
LST: LDA 3,FI
DOBP 3,45
LDA 3,WDC
NEG 3,3
DOCS 3,45
W5: SKPDN 45
JMP W5
LDA 3,F2
DOB 3,45
LDA 3,WDC
NEC 3,3
DOCS 3,45
W6: SKPDN 45
JMP W6
DIA 0,45
JSR BINO
@TCHR
STA 1,TMPI
LDA 1,FREP
LDA 2,MSK37
LP2A: DIB 0,45
AND 2,0
SUBZ 1,O,SNC
JMP LP2A
LDA 2,MSK40
LP2B DIB 0,45
AND 2,0,SZR
JMP LP2B
LDA i,TMPI
C02: .SYSTM
.RTN
ERR: .SYSTM
.ERTN
;IST HALF OF N+iST FRM FROM DISK
;WAIT FOR DMA
;MON ON LAST REPEAT?
;READY TO SWAP MEMORIES?
;IF MORE FRAMES ON DISK REPEAT MAJOR OQP
;LAST FRAME -- NO DISK
:iST HALF OF LAST
;WAIT FOR DMA
FRM TO MEM
;2ND HALF OF LAST FRM TO MEM
;WAIT FOR DMA
;MON ON LAST REPEAT'
;READY TO SWAP MEMORIES?
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JMP ERR
FRMI: .BLK 7400
FRM2: ,BLK 7400
.END CMli
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Appendix B: DMA Circuit Diagrams
Labels Al to AOO and B to B100 are backplane connector pins. S1
to S33 and T1 to T33 are wire-wrap connections to unused A and B pins.
X1 to X140 and Y to Y140 are wire-wrap connections to prewired
integrated circuits on the board, and the means of joining user logic
and the general logic. C1-i to C1-50 and C2-1 to C2-50 are jumper
connections to the CTRL boards.
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Appendix C: DMA and System Logic Circuit Diagrams
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Appendix D: Control and Buffer Circuit Diagrams
1) CFIFO
2) MFIFO
3) Address Counter
4) Memory Timing
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Appendix E: Interconnections
1) Backplane listing
2) Cable layout
3) Cable listing
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Backplane Connector A
PIN MEM#
BDAL16 +5
BDAL17 +5
GND
GND
GND
A2 VCC
GND
+12V
BDOUT#-
BRPLY#-
BDIN#-
BSYNC#-
BWTBT#-
BBS7#-
CTRL1
MF IFO-O
MFIFO01-1
MF IFO1-2
MF IFO1-3
MF IFO1-4
MF IFO1-5
MF IF01-6
GND
MFIF01-7
MF I F01-8
GND
MFIF01-9
MF IF01-10
MFIF01-11
MF IF01-12
GND
MFIFO1-13
MFIF01-14
VCC
GND
BDOUT1-
BRPLY1-
BDIN1-
BSYNC1-
BWTBT1-
CDATAO
CDATA1
CDATA2
BBS71-
CAMXCK
MONXCK
CTRL2
MF IF02-O
MFIF02-1
MFI F02-2
MF IF02-3
MF IF02-4
MFI F02-5
MFI F02-6
GND
MFIF02-7
MFIF02-8
GND
MFIF02-9
MFIF02-10
MFIF02-11
MFIF02-12
GND
MFIF02-13
MFIF02-14
VCC
GND
BDOUT2-
BRPLY2-
BDIN2-
BSYNC2-
BWTBT2-
CDATAO
CDATA1
CDATA2
BBS72-
CAMXCK
MONXCK
BDAL#-O BDALI-O BDAL2-O
BDAL#-1 BDAL-1l BDAL2-1
MON1 MON2
Al
B1
C1
D1
El
F1
H1
J1
K1
L1
M1
N1
P1
RI
S1
T1
U1
V1
MF IFO1-O
MF IFO-1
MF IFO1-2
MF IFO1-3
MF IFO1-4
MFI FO-5
MF IF01-6
GND
MF IFO1-7
MF I FO1-8
GND
MF I FOI1-9
MF IFI01-10
MFIF01-11
MF I FO1-12
GND
MF IFO1-13
MF I FO1-14
VCC
GND
CLK1
CLK2
CLK4
CBLNKD-
CSYNCD-
VDRC-
PRES
RESET-
MO
GND
MO-
GND
GND
VCC
GND
CLK1
CLK2
CLK4
MON3
PIXCLK
HDRC-
DRDY
VDRC-
PRES
RESET-
MO
GND
GND
GND
VCC
GND
CLK1
CLK2
CLK4
A/D/A
PIXCLK
HDRC-
DRDY
VDRC-
GND
MO-
GND
GND
VCC
GND
CBLNKD-
CSYNCD-
B2
C2
D2
-E2
F2
H2
J2
K2
L2
M2
N2
P2
R2
S2
T2
U2
V2
MFIF02-13
MFIF02-14
MFIF02-15
MONXCK
CDATAO
CDATA1
CDATA2
CAMXCK
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Backplane Connector B
PIN MEM#
A1
B1
C1
D1
E1
F1
H1
Jl
K1
L1
M1
N1
PI
R1
Si
T1
U1l
V1
A2
B2
C2
D2
E2
F2
H2
J2
K2
L2
M2
N2
P2
R2
S2
T2
U2
V2
ADR18
ADR19
ADR20
ADR21
CTRL1
GND
GND
GND
GND
GN u
GND
GND
VCC
VCC
GND
+12V
BDAL#-2
BDAL#-3
BDAL#-4
BDAL#-5
BDAL#-6
BDAL#-7
BDAL#-8
BDAL#-9
BDAL#-10
BDAL#-11
BDAL#-12
BDAL#-13
BDAL#-14
BDAL#-15
MFIF01-15
CDATA3
CDATA4
CDATA5
CDATA6
CDATA7
CDATA8
GN 
CDATA9
CDATA10
GND
CDATA11
CDATA12
CDATA13
CDATA14
GND
CDATA15
VCC
VCC
GND
BDAL1-2
BDAL1-3
BDAL1-4
BDAL1-5
BDAL1-6
BDAL1-7
BDAL1-8
BDAL1-9
BDAL1-10
BDAL1-11
BDAL1-12
BDAL1-13
BDAL1-14
BDAL1-15
CTRL2
MFIF02-15
CDATA3
CDATA4
CDATA5
CDATA6
CDATA7
CDATA8
GND
CDATA9
CDATA10
GND
CDATA11
CDATA12
CDATA13
CDATA14
GND
CDATA15
VCC
MON1
MF IF01-15
MFI F02-O
MF IF02-1
MFI F02-2
MF IF02-3
MF IF02-4
MFI F02-5
GND
MFIF02-6
MFIF02-7
GND
MF I F02-8
MFIF02-9
MFIF02-10
MFIF02-11
GND
MFIF02-12
VCC
MON2
GND
GND
GND
VCC
VCC
-12V
GND
MON3
CDATA3
CDATA4
CDATA5
CDATA6
CDATA7
CDATA8
GND
CDATA9
CDATA10
GND
CDATA11
CDATA12
CDATA13
CDATA14
GND
CDATA15
VCC
VCC
-12V
GND
MCO
MC1
MC2
MC3
MC4
MC5
MC6
MC7
VCC
A/D/A
GND
GND
GND
VCC
VCC
GND
MCO
MC1
MC2
MC3
MC4
MC5
MC6
MC7
GND
VCC
GND
MCO
MCi
MC2
MC3
MC4
MC5
MC6
MC7
BDAL2-2
BDAL2-3
BDAL2-4
BDAL2-5
BDAL2-6
BDAL2-7
BDAL2-8
BDAL2-9
BDAL2-10
BDAL2-11
BDAL2-12
BDAL2-13
BDAL2-14
BDAL2-15
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SGF Connector 1
CTRL1 DMA
J1-l
J1-2
J1-3
J1-4
J1-5
J1-6
J1-7
J1-8
J1-9
Jl-10
Jl-ll
J1-12
J1-13
J1-14
J1-15
J1-16
J1-17
J1-18
J1-19
J1-20
J1-21
J1-22
J1-23
J1-24
J1-25
J1-26
C1-i
C1-2
C1-3
C1-4
C 1-5
C1-6
C 1-7
ci-8
C 1-9
Cl-10
Cl-ll
C1-12
C1-13
C1-26
C1-27
C1-28
C1-29
C 1-30
C1-31
C1-32
C1-33
C1-34
C1-35
C1-36
Cl-37
NAME
GND
ODRC-14
ODRC-12
ODRC-10
ODRC-8
ODRC-6
ODRC-4
ODRC-2
ODRC-O
VDR
DCHA
STRFFS
ODRC-15
ODRC-13
ODRC-11
ODRC-9
ODRC-7
ODRC-5
ODRC-3
ODRC-1
WDCNTZ1D
DOCP
GND
CTRL1 DMA
J2-1
J2-2
J2-3
J2-4
J2-5
J2-6
J2-7
J2-8
J2-9
J2-10
J2-11
J2-12
J2-13
J2-14
J2-15
J2-16
J2-17
J2-18
J2-19
J2-20
J2-21
J2-22
J2-23
J2-24
J2-25
J2-26
C1-14
C1-15
C1-16
C1-17
C1-18
C1-19
C1-20
C1-21
C1-22
C1-23
C1-24
C1-25
Cl-38
c1-39
C 1-40
C1-41
C1-42
C1-43
C1-44
C 1-45
C1-46
Cl-47
C1-48
C 1-49
Cl-50
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NAME
GND
WDCNT-14
WDCNT-12
WDCNT-10
WDCNT-8
WDCNT-6
WDCNT-4
WDCNT-2
WDCNT-O
MEMSEL
MEMSEL-
MO
MO-
WDCNT-15
WDCNT-13
WDCNT-11
WDCNT-9
WDCNT-7
WDCNT-5
WDCNT-3
WDCNT-1
DCHO
DCHI
IOPLS-
CLEAR-
GND
SGF Cable 2
CTRL1 DMA
J51-1
J51-2
J51-3
J51-4
J51-5
J51-6
J51-7
J51-8
J51-9
J51-10
J51-11
J51-12
J51-13
J51-14
J51-15
J51-16
J51-17
J51-18
J51-19
J51-20
J51-21
J51-22
J51-23
J51-24
J51-25
J51-26
C2-1
C2-2
C2-3
C2-4
C2-5
C2-6
C2-7
C2-8
C2-9
C2-10
C2-11
02-12
C2-13
C2-26
C2-27
C2-28
C2-29
C2-30
C2-31
C2-32
C2-33
C2-34
C2-35
C2-36
C2-37
NAME
GND
MF IF02-14
MFI F02-12
MF F02-10
MFI F02-8
MFI F02-6
MF IF02-4
MF F u2-2
MFI F02-0
MONR2
CINR2
ADOV2
CMDONE2
MFIF02-15
MFIF02-13
MFIF02-11
MFIF02-9
MFIF02-7
MFIF02-5
MFIF02-3
MFIF02-1
CIR2
MOR2
CONTIN2-
BSYNC2
GND
CTRL2 DMA
J52-1
J52-2
J52-3
J52-4
J52-5
J52-6
J52-7
J52-8
J52-9
J52-10
J52-11
J52-12
J52-13
J52-14
J52-15
J52-16
J52-17
J52-18
J52-19
J52-20
J52-21
J52-22
J52-23
J52-24
J52-25
J52-26
C2-14
C2-15
C2-16
C2-17
C2-18
C2-19
C2-21
C2-22
C2-23
C2-24
C2-25
C2-38
C2-39
C2-40
C2-41
C2-42
C2-43
C2-44
C2-45
C2-46
C2-47
C2-48
C2-49
C2-50
84
NAME
GND
MF IF01-14
MF IFO1-12
MF IFO1-10
MFI FO1-8
MFI FO1-6
MFI F01-4
MFIF01-2
MF IF01-0
MONR1
CINR1
ADOVI
CMDONE1
MFI F01-15
MFI F01-13
MFI F01-11
MF IF01-9
MF IF01-7
MF IFO1-5
MF IF01-3
MFI FO1-1
CIR1
MOR1
CONTIN 1-
BSYNC1
GND
Appendix F: Memory Timing Diagrams
1) Memory Specifications
2) Memory to Monitor, Actual Operation
3) DMA to Memory, Actual Operation
85
R SYNC
RDIN
T RPLY
R BS7
R WIB
DATI Bus Cycle Timing (Read Meory)
R
R SYNC
R DOUT
T RPLY
R BS7
R WTRT
DATO or DAIOB
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